Verilog学习之异步复位的串联T触发器设计
https://blog.csdn.net/m0_52529907/article/details/125606498open in new window
